Locked History Actions

Diff for "Presentation"

Differences between revisions 1 and 5 (spanning 4 versions)
⇤ ← Revision 1 as of 2021-06-22 07:48:35 →
Size: 1944
Editor: danger@telecom-paristech.fr
Comment:
← Revision 5 as of 2021-06-22 08:04:07 → ⇥
Size: 492
Editor: danger@telecom-paristech.fr
Comment:
Deletions are marked like this. Additions are marked like this.
Line 5: Line 5:
APRIOTI is a collaborative research project between Germany (BMBF) and France (ANR) [[Partners|partners]] and coordinated by [[http://www.agence-nationale-recherche.fr//|ANR]] APRIORI is a collaborative research project between Germany [[https://www.bmbf.de//|BMBF]] and France [[http://www.agence-nationale-recherche.fr//|ANR]]
Line 7: Line 7:
{{attachment:logo_anr.png||height="75px",width="180px"}} {{attachment:logo_bmbf.png||height="75px",width="180px"}} {{attachment:logo_anr.png||height="75px",width="180px"}}
Line 9: Line 9:
== ARCHISEC main goal ==
ARCHISEC stands for "micro-ARCHItectural SECurity".
The "microarchitecture" is an implementation of a processor to run an Instruction Set Architecture (ISA).
It embeds architectural tricks to increase the performance level or reduce the consumption.
For instance, the use of a cache memory optimizes the computation speed but can be the source of attacks exploiting the time difference between the state "hit" and "miss".
The goal of ARCHISEC is to simulate the processor microarchitectures in order to find weaknesses, associated protections and anticipate future potential attacks.


== ARCHISEC Summary ==
Attacks exploiting micro-architectural vulnerabilities, such as Meltdown, Spectre, Rowhammer, etc.,
are on the rise. Modern day System on Chip ”SoC”s embed increasingly complex design features, such
as branch prediction, Out-of-Order execution, cache coherency protocols, integrated GPUs/FPGAs,
new non volatile memories. The security aspect of these new architectures and technologies remains
under-studied. This project aims at modeling the architectural problems with a virtual platform based
on gem5. It will be used for penetration testing, evaluate the performance cost of countermeasures,
anticipate new attacks and propose protections. These latter are validated on platforms based on ARM
and RISC-V processors. The major impact of this project will be through the creation of a community
around our virtual platform. The project will be carried out in collaboration with the SME Secure-IC,
which will give industrial insights to the project.		 == APRIORI abstract ==
APRIORI stands for "Advanced PRivacy of IOT Devices through Robust Hardware Implementations".

Welcome to the APRIORI project website !

APRIORI is a collaborative research project between Germany BMBF and France ANR

logo_bmbf.png logo_anr.png

APRIORI abstract

APRIORI stands for "Advanced PRivacy of IOT Devices through Robust Hardware Implementations".

last edited 2021-06-22 08:14:49 by danger@telecom-paristech.fr