|
Size: 1944
Comment:
|
← Revision 9 as of 2021-06-22 08:14:49 ⇥
Size: 1923
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 5: | Line 5: |
| APRIOTI is a collaborative research project between Germany (BMBF) and France (ANR) [[Partners|partners]] and coordinated by [[http://www.agence-nationale-recherche.fr//|ANR]] | APRIORI is a collaborative research project between German [[https://www.bmbf.de//|BMBF]] and French [[http://www.agence-nationale-recherche.fr//|ANR]] |
| Line 7: | Line 7: |
| {{attachment:logo_anr.png||height="75px",width="180px"}} | {{attachment:logo_bmbf.png||height="75px",width="180px"}} {{attachment:logo_anr.png||height="75px",width="180px"}} |
| Line 9: | Line 9: |
| == ARCHISEC main goal == ARCHISEC stands for "micro-ARCHItectural SECurity". The "microarchitecture" is an implementation of a processor to run an Instruction Set Architecture (ISA). It embeds architectural tricks to increase the performance level or reduce the consumption. For instance, the use of a cache memory optimizes the computation speed but can be the source of attacks exploiting the time difference between the state "hit" and "miss". The goal of ARCHISEC is to simulate the processor microarchitectures in order to find weaknesses, associated protections and anticipate future potential attacks. == ARCHISEC Summary == Attacks exploiting micro-architectural vulnerabilities, such as Meltdown, Spectre, Rowhammer, etc., are on the rise. Modern day System on Chip ”SoC”s embed increasingly complex design features, such as branch prediction, Out-of-Order execution, cache coherency protocols, integrated GPUs/FPGAs, new non volatile memories. The security aspect of these new architectures and technologies remains under-studied. This project aims at modeling the architectural problems with a virtual platform based on gem5. It will be used for penetration testing, evaluate the performance cost of countermeasures, anticipate new attacks and propose protections. These latter are validated on platforms based on ARM and RISC-V processors. The major impact of this project will be through the creation of a community around our virtual platform. The project will be carried out in collaboration with the SME Secure-IC, which will give industrial insights to the project. |
== APRIORI abstract == APRIORI stands for "Advanced PRivacy of IOT Devices through Robust Hardware Implementations". The APRIORI project addresses the privacy preserving solution in the IoT. It considers a generic IoT architecture for privacy that relies on three important blocks: the “root of trust”, the protocol to use it for cryptographic purposes, and a secure element. The root of trust seed relies on a Physically Unclonable function (PUF) providing a unique and unclonable secret to each IoT device. A first objective is to study the protection against physical attacks targeting the PUF, and more precisely the Fault Injection Attack (FIA). This goal is associated with a deep analysis of FIA impact by using laser or electromagnetic injection sources. A second objective is to study a generic protection against FIA. It is based on an array of digital sensors that would allow protecting not only the PUF but also the associated cryptographic blocks, as the secure element and the processor running sensitive applications. A third objective is to build a protocol to create a robust device identifier relying on a root of trust and on a composition of secure functions at system level. This will enhance the trust in identification and encryption, which are mandatory for secure boot or other sensitive software. A fourth objective is to propose an API for the secure element of the IoT. This API should be studied and designed securely so that no vulnerability can jeopardize the privacy of the IoT. |
Welcome to the APRIORI project website !
APRIORI is a collaborative research project between German BMBF and French ANR
APRIORI abstract
APRIORI stands for "Advanced PRivacy of IOT Devices through Robust Hardware Implementations". The APRIORI project addresses the privacy preserving solution in the IoT. It considers a generic IoT architecture for privacy that relies on three important blocks: the “root of trust”, the protocol to use it for cryptographic purposes, and a secure element. The root of trust seed relies on a Physically Unclonable function (PUF) providing a unique and unclonable secret to each IoT device. A first objective is to study the protection against physical attacks targeting the PUF, and more precisely the Fault Injection Attack (FIA). This goal is associated with a deep analysis of FIA impact by using laser or electromagnetic injection sources. A second objective is to study a generic protection against FIA. It is based on an array of digital sensors that would allow protecting not only the PUF but also the associated cryptographic blocks, as the secure element and the processor running sensitive applications. A third objective is to build a protocol to create a robust device identifier relying on a root of trust and on a composition of secure functions at system level. This will enhance the trust in identification and encryption, which are mandatory for secure boot or other sensitive software. A fourth objective is to propose an API for the secure element of the IoT. This API should be studied and designed securely so that no vulnerability can jeopardize the privacy of the IoT.
Test
Page d'accueil
Gestion
Utilisateurs autorisés
Administrateurs
Tous les comptes
Outils
Page du menu