Differences between revisions 2 and 4 (spanning 2 versions)
|
Size: 902
Comment:
|
Size: 499
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 5: | Line 5: |
| APRIORI is a collaborative research project between Germany (BMBF) and France [[http://www.agence-nationale-recherche.fr//|ANR]] | APRIORI is a collaborative research project between Germany [[http://https://www.bmbf.de//|BMBF]] and France [[http://www.agence-nationale-recherche.fr//|ANR]] |
| Line 7: | Line 7: |
| {{attachment:logo_anr.png||height="75px",width="180px"}} | {{attachment:logo_bmbf.png||height="75px",width="180px"}} {{attachment:logo_anr.png||height="75px",width="180px"}} |
| Line 10: | Line 10: |
| ARCHISEC stands for "micro-ARCHItectural SECurity". The "microarchitecture" is an implementation of a processor to run an Instruction Set Architecture (ISA). It embeds architectural tricks to increase the performance level or reduce the consumption. For instance, the use of a cache memory optimizes the computation speed but can be the source of attacks exploiting the time difference between the state "hit" and "miss". The goal of ARCHISEC is to simulate the processor microarchitectures in order to find weaknesses, associated protections and anticipate future potential attacks. |
APRIORI stands for "Advanced PRivacy of IOT Devices through Robust Hardware Implementations". |

Test
Page d'accueil
Gestion
Utilisateurs autorisés
Administrateurs
Tous les comptes
Outils
Page du menu